

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 12/13/2004

APPLICATION NO. FILING DATE		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/748,221 12/31/2003		12/31/2003	Sang Woon Suh	2950-0281P	7152	
2292	7590	12/13/2004		EXAMINER		
		KOLASCH &	YOUNG, BRIAN K			
PO BOX 74 FALLS CH		A 22040-0747	ART UNIT	PAPER NUMBER		
	,			2819		

Please find below and/or attached an Office communication concerning this application or proceeding.

	·	Applicati	on No	Applicant(s)					
``									
Office Action Commence		10/748,2	221 SUH ET AL.						
	Office Action Summary	Examine		Art Unit	and .				
		Brian You		2819	<u>10</u>				
Period fo	The MAILING DATE of this communicati or Reply	on appears on the	e cover sheet with the c	correspondence add	ress				
THE - External after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICATION of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communicate period for reply specified above is less than thirty (30) days of period for reply is specified above, the maximum statutor reto reply within the set or extended period for reply will, be reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	FION. CFR 1.136(a). In no evition. ys, a reply within the stary y period will apply and w by statute, cause the app	tent, however, may a reply be ting tutory minimum of thirty (30) day rill expire SIX (6) MONTHS from blication to become ABANDONE	nely filed rs will be considered timely. the mailing date of this com D (35 U.S.C. § 133).	nmunication.				
Status									
1)	Responsive to communication(s) filed or	n <u>31 December 2</u>	<u>0003</u> .						
2a)	This action is FINAL . 2b) This action is non-final.								
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
ŧ	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Dispositi	ion of Claims								
4)🖂	Claim(s) <u>1-11</u> is/are pending in the application.								
-	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)□	Claim(s) is/are allowed.								
6)⊠	Claim(s) <u>1-11</u> is/are rejected.								
7)	Claim(s) is/are objected to.								
8)□	Claim(s) are subject to restriction	and/or election r	equirement.						
Applicati	ion Papers								
9)[The specification is objected to by the Ex	caminer.			j.				
10)🖂	10)⊠ The drawing(s) filed on <u>31 December 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
	Applicant may not request that any objection	to the drawing(s)	pe held in abeyance. Se	e 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the	correction is requir	ed if the drawing(s) is ob	jected to. See 37 CFF	₹ 1.121(d).				
11)	The oath or declaration is objected to by	the Examiner. N	ote the attached Office	Action or form PTC)-152.				
Priority ι	under 35 U.S.C. § 119								
12)⊠	Acknowledgment is made of a claim for f	oreign priority un	der 35 U.S.C. § 119(a)-(d) or (f).					
a)	⊠ All b) ☐ Some * c) ☐ None of:		·						
	1. Certified copies of the priority doc								
	2. Certified copies of the priority doc								
	3. Copies of the certified copies of the	•		ed in this National S	tage				
* 5	application from the International See the attached detailed Office action fo	,		ed.					
			•						
	1								
Attachmen	• •								
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-	. · · · · · · · · · · · · · · · · · · ·	4) Interview Summary Paper No(s)/Mail D						
	æ or Draπsperson's Patent Drawing Review (P10-s mation Disclosure Statement(s) (PT0-1449 or PT0		5) D Notice of Informal F	Patent Application (PTO-	152)				
	r No(s)/Mail Date <u>12/31/03</u> .		6) Other:						

Art Unit: 2819

1. A rejection based on double patenting of the "same invention" type finds its support in the language of 35 U.S.C. 101 which states that "whoever invents or discovers any new and useful process ... may obtain a patent therefor ..." (Emphasis added). Thus, the term "same invention," in this context, means an invention drawn to identical subject matter. See *Miller v. Eagle Mfg. Co.*, 151 U.S. 186 (1894); *In re Ockert*, 245 F.2d 467, 114 USPQ 330 (CCPA 1957); and *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970).

A statutory type (35 U.S.C. 101) double patenting rejection can be overcome by canceling or amending the conflicting claims so they are no longer coextensive in scope. The filing of a terminal disclaimer <u>cannot</u> overcome a double patenting rejection based upon 35 U.S.C. 101.

2. Claims 1-11 are rejected under 35 U.S.C. 101 as claiming the same invention as that of claims 1-11 of prior U.S. Patent No. 6,696,994. This is a double patenting rejection.

The claims appear to be exactly the same as the previously allowed claims in the parent application.

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Isomura discloses a data encoding method of a multiple-valued information source includes a prediction setting process defining either "0" or "1" as a superior symbol and the other as an inferior symbol, when a multiple-valued information source that includes a plurality of bits is divided into bit planes and a binary bit string that includes "0"s and "1"s of each bit plane is input, predicting the superior symbol to continue for n units, and setting that n units as a prediction bit number; and a prediction result output process outputting either signal of "0" or "1" as a prediction correct signal, being a code word, when prediction is correct for an observed series composed of the above-mentioned prediction bit number input, and moving to the operation of encoding

Art Unit: 2819

the next string of n bits, and outputting the other of either "1" or "1" as a prediction failed signal, as a code word, when the prediction has failed in the encoding operation; wherein a similar prediction setting process and prediction result output process are recursively iterated, setting a newly-decreased prediction bit number as a prediction bit number less than n units when the prediction has failed a specified number of times.

When a multiple-valued information source is divided into bit planes and the superior symbol of each bit plane is predicted to continue for n units, and when the prediction was correct, the n bits become represented by a single prediction correct signal, and the speed of encoding is increased in addition to increasing the efficiency of compression. Moreover, when the prediction has failed because reducing the number of prediction bits performs the next prediction, the efficiency of compression and speed of encoding is not reduced very much, even when the prediction fails.

Laury et al disclose an image processing circuit adapted to replace an input code associated with a pixel of the image with an output code selected in first storage means containing a set of codes, which includes an input bus adapted to receive the input code, an output bus adapted to provide the output code, said first storage means, means of address calculation of the first storage means, means of address selection of the first storage means between the input code and an address code generated by the address calculation means, second storage means adapted to contain an address code generated by the address calculation means, and means of selection of the output code between a code read at the current address of the first storage means and said code

Art Unit: 2819

contained in the second storage means.

The address calculation means include an address generator adapted to provide predetermined address codes to the addressing means, and a data comparison circuit provided to compare the first code with the codes stored at the predetermined addresses in the first storage means, to determine which of the compared codes is closest to the first code, and to control the second storage means to store the code of the address at which the closest compared code is stored in the first storage means.

The input and output buses each include first, second, third, and fourth sub-buses each having a same number of bits, the address selection means include first, second, third, and fourth multiplexers, the first inputs of which are respectively connected to the first, second, third, and fourth input sub-buses, the output of the first multiplexer being connected to the second inputs of the second, third, and fourth multiplexers, the first storage means include a first, a second, a third, and a fourth identical memory circuits, the addressing inputs of which are respectively connected to the outputs of the first, second, third, and fourth multiplexers, and the output code selection means include a fifth multiplexer, the first input of which is connected to the data output of the first memory circuit and the output of which is connected to the first output sub-bus, the second, third, and fourth sub-buses being respectively connected to the data outputs of the second, third, and fourth memory circuits.

Kumamaru (JP401181214A) discloses three components of a data series generator

Art Unit: 2819

10, an interpolation estimate device 20 and an average value <u>calculator</u> 30, eliminates noise component as to an inputted <u>data</u> string S<SB>1</SB> and outputs the result as a <u>data</u> row S<SB>0</SB>. The data series generator 10 extracts data from the inputted data row S<SB>1</SB> at an interval of n-set of data and outputs n-set of data rows D<SB>1</SB>∼D<SB>n</SB>. In this case, the (n-1)-set of data are missing. The interpolation estimate device 20 interpolates missing data and outputs data strings E<SB>1</SB>∼E<SB>n</SB> after the interpolation. The average value calculator 30 arranges the data series after interpolation on the same time axis respectively, obtains a mean value of each data on the same position of the time axis and outputs a series of data rows comprising the obtained mean value as the data string S<SB>0</SB>.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brian Young whose telephone number is 571-272-1816. The examiner can normally be reached on Mon-Fri 7:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2819

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Bran Young

rimary Examiner

Art Unit 2819
